View 25AA010A-IP_646051.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2006 microchip technology inc. preliminary ds21832c-page 1 25aa010a/25lc010a device selection table features: ? 10 mhz max. clock frequency ? low-power cmos technology: - max. write current: 5 ma at 5.5v, 10 mhz - read current: 5 ma at 5.5v, 10 mhz - standby current: 5 a at 5.5v ? 128 x 8-bit organization ? write page mode (up to 16 bytes) ? sequential read ? self-timed erase and write cycles (5 ms max.) ? block write protection: - protect none, 1/4, 1/2 or all of array ? built-in write protection: - power-on/off data protection circuitry - write enable latch - write-protect pin ? high reliability: - endurance: 1,000,000 erase/write cycles - data retention: > 200 years - esd protection: > 4000v ? temperature ranges supported: ? pb-free packages available pin function table description: the microchip technology inc. 25xx010a* is a 1 kbit serial electrically erasable programmable read-only memory (eeprom). the memory is accessed via a simple serial peripheral interface? (spi) compatible serial bus. the bus signals required are a clock input (sck) plus separate data in (si) and data out (so) lines. access to the device is controlled through a chip select (cs ) input. communication to the device can be paused via the hold pin (hold ). while the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts. the 25xx010a is available in standard packages including 8-lead pdip and soic, and advanced packages including 8-lead msop, 8-lead tssop and rotated tssop, 8-lead 2x3 dfn, and 6-lead sot-23. package types (not to scale) part number v cc range page size temp. ranges packages 25aa010a 1.8-5.5v 16 bytes i p, ms, sn, st, mc, ot 25lc010a 2.5-5.5v 16 bytes i, e p, ms, sn, st, mc, ot - industrial (i): -40 cto +85 c - automotive (e): -40 cto+125 c name function cs chip select input so serial data output wp write-protect v ss ground si serial data input sck serial clock input hold hold input v cc supply voltage cs so wp v ss 1 2 3 4 8 7 6 5 v cc hold sck si (p, sn) v ss 1 2 34 6 5 v dd cs so (ot) pdip/soic x-rotated tssop hold v cc cs so 1 2 3 4 8 7 6 5 sck si v ss wp (x/st) cs so wp v ss 1 2 3 4 8 7 6 5 v cc hold sck si cs so wp v ss 1 2 3 4 8 7 6 5 v cc hold sck si (st, ms) tssop/msop sot-23 sck si cs so wp v ss 1 2 3 4 8 7 6 5 v cc hold sck si (mc) dfn 1k spi bus serial eeprom *25xx010a is used in this document as a generic part number for the 25aa010a and the 25lc010a.
25aa010a/25lc010a ds21832c-page 2 preliminary ? 2006 microchip technology inc. 1.0 electrical characteristics absolute maximum ratings (?) v cc ............................................................................................................................... ..............................................6.5v all inputs and outputs w.r.t. v ss ......................................................................................................... -0.6v to v cc +1.0v storage temperature ............................................................................................................ .....................-65c to 150c ambient temperature under bias ................................................................................................. ..............-40c to 125c esd protection on all pins ..................................................................................................... .....................................4 kv table 1-1: dc characteristics ? notice : stresses above those listed under ?absolute maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. exposure to maximum rating conditions for an extended period of time may affect device reliability. dc characteristics industrial (i): t a = -40c to +85c v cc = 1.8v to 5.5v automotive (e): t a = -40c to +125c v cc = 2.5v to 5.5v param. no. sym. characteristic min. max. units test conditions d001 v ih 1 high-level input voltage 0.7 v cc v cc +1 v d002 v il 1 low-level input voltage -0.3 0.3 v cc vv cc 2.7v (note) d003 v il 2 -0.3 0.2 v cc vv cc < 2.7v (note) d004 v ol low-level output voltage ?0.4vi ol = 2.1 ma d005 v ol ?0.2vi ol = 1.0 ma, v cc < 2.5v d006 v oh high-level output voltage v cc -0.5 ? v i oh = -400 a d007 i li input leakage current ?1 acs = v cc , v in = v ss to v cc d008 i lo output leakage current ?1 acs = v cc , v out = v ss to v cc d009 c int internal capacitance (all inputs and outputs) ?7pft a = 25c, clk = 1.0 mhz, v cc = 5.0v (note) d010 i cc read operating current ? ? 5 2.5 ma ma v cc = 5.5v; f clk = 10.0 mhz; so = open v cc = 2.5v; f clk = 5.0 mhz; so = open d011 i cc write ? ? 5 3 ma ma v cc = 5.5v v cc = 2.5v d012 i ccs standby current ? ? 5 1 a a cs = v cc = 5.5v, inputs tied to v cc or v ss , t a = +125c cs = v cc = 2.5v, inputs tied to v cc or v ss , t a = +85c note: this parameter is periodically sampled and not 100% tested.
? 2006 microchip technology inc. preliminary ds21832c-page 3 25aa010a/25lc010a table 1-2: ac characteristics ac characteristics industrial (i): t a = -40c to +85c v cc = 1.8v to 5.5v automotive (e): t a = -40c to +125c v cc = 2.5v to 5.5v param. no. sym. characteristic min. max. units test conditions 1f clk clock frequency ? ? ? 10 5 3 mhz mhz mhz 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 2t css cs setup time 50 100 150 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 3t csh cs hold time 100 200 250 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 4t csd cs disable time 50 ? ns ? 5 tsu data setup time 10 20 30 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 6t hd data hold time 20 40 50 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 7t r clk rise time ? 2 s (note 1) 8t f clk fall time ? 2 s (note 1) 9t hi clock high time 0.05 0.1 0.15 1000 1000 1000 s s s 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 10 t lo clock low time 0.05 0.1 0.15 1000 1000 1000 s s s 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 11 t cld clock delay time 50 ? ns ? 12 t cle clock enable time 50 ? ns ? 13 t v output valid from clock low ? ? ? 50 100 160 ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 14 t ho output hold time 0 ? ns (note 1) 15 t dis output disable time ? ? ? 40 80 160 ns ns ns 4.5v v cc < 5.5v (note 1) 2.5v v cc < 4.5v (note 1) 1.8v v cc < 2.5v (note 1) 16 t hs hold setup time 20 40 80 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v note 1: this parameter is periodically sampled and not 100% tested. 2: this parameter is not tested but ensured by characterization. for endurance estimates in a specific application, please consult the total endurance? model which can be obtained from our web site: www.microchip.com. 3: t wc begins on the rising edge of cs after a valid write sequence and ends when the internal write cycle is complete.
25aa010a/25lc010a ds21832c-page 4 preliminary ? 2006 microchip technology inc. table 1-3: ac test conditions 17 t hh hold hold time 20 40 80 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 18 t hz hold low to output high-z 30 60 160 ? ? ? ns ns ns 4.5v v cc < 5.5v (note 1) 2.5v v cc < 4.5v (note 1) 1.8v v cc < 2.5v (note 1) 19 t hv hold high to output valid 30 60 160 ? ? ? ns ns ns 4.5v v cc < 5.5v 2.5v v cc < 4.5v 1.8v v cc < 2.5v 20 t wc internal write cycle time (byte or page) ?5ms (n ote 3) 21 ? endurance 1m ? e/w cycles (n ote 2) table 1-2: ac characteristics (continued) ac characteristics industrial (i): t a = -40c to +85c v cc = 1.8v to 5.5v automotive (e): t a = -40c to +125c v cc = 2.5v to 5.5v param. no. sym. characteristic min. max. units test conditions note 1: this parameter is periodically sampled and not 100% tested. 2: this parameter is not tested but ensured by characterization. for endurance estimates in a specific application, please consult the total endurance? model which can be obtained from our web site: www.microchip.com. 3: t wc begins on the rising edge of cs after a valid write sequence and ends when the internal write cycle is complete. ac waveform: v lo = 0.2v ? v hi = v cc - 0.2v (note 1) v hi = 4.0v (note 2) c l = 100 pf ? timing measurement reference level input 0.5 v cc output 0.5 v cc note 1: for v cc 4.0v 2: for v cc > 4.0v
? 2006 microchip technology inc. preliminary ds21832c-page 5 25aa010a/25lc010a figure 1-1: hold timing figure 1-2: serial input timing figure 1-3: serial output timing cs sck so si hold 17 16 16 17 19 18 don?t care 5 high-impedance n + 2 n + 1 n n - 1 n n + 2 n + 1 n n n - 1 cs sck si so 6 5 8 7 11 3 lsb in msb in high-impedance 12 mode 1,1 mode 0,0 2 4 cs sck so 10 9 13 msb out isb out 3 15 don?t care si mode 1,1 mode 0,0 14
25aa010a/25lc010a ds21832c-page 6 preliminary ? 2006 microchip technology inc. 2.0 functional description 2.1 principles of operation the 25xx010a is a 128 byte serial eeprom designed to interface directly with the serial peripheral interface (spi) port of many of today?s popular microcontroller families, including microchip?s picmicro ? microcontrol- lers. it may also interface with microcontrollers that do not have a built-in spi port by using discrete i/o lines programmed properly in firmware to match the spi protocol. the 25xx010a contains an 8-bit instruction register. the device is accessed via the si pin, with data being clocked in on the rising edge of sck. the cs pin must be low and the hold pin must be high for the entire operation. table 2-1 contains a list of the possible instruction bytes and format for device operation. all instructions, addresses, and data are transferred msb first, lsb last. data (si) is sampled on the first rising edge of sck after cs goes low. if the clock line is shared with other peripheral devices on the spi bus, the user can assert the hold input and place the 25xx010a in ?hold? mode. after releasing the hold pin, operation will resume from the point when the hold was asserted. 2.2 read sequence the device is selected by pulling cs low. the 8-bit read instruction is transmitted to the 25xx010a followed by an 8-bit address. see figure 2-1 for more details. after the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the so pin. data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the slave. the internal address pointer automatically increments to the next higher address after each byte of data is shifted out. when the highest address is reached (7fh), the address counter rolls over to address 00h allowing the read cycle to be continued indefinitely. the read operation is terminated by raising the cs pin (figure 2-1). 2.3 write sequence prior to any attempt to write data to the 25xx010a, the write enable latch must be set by issuing the wren instruction (figure 2-4). this is done by setting cs low and then clocking out the proper instruction into the 25xx010a. after all eight bits of the instruction are transmitted, cs must be driven high to set the write enable latch. if the write operation is initiated immedi- ately after the wren instruction without cs driven high, data will not be written to the array since the write enable latch was not properly set. after setting the write enable latch, the user may proceed by driving cs low, issuing a write instruction, followed by the remainder of the address, and then the data to be written. up to 16 bytes of data can be sent to the device before a write cycle is necessary. the only restriction is that all of the bytes must reside in the same page. additionally, a page address begins with xxxx 0000 and ends with xxxx 1111 . if the internal address counter reaches xxxx 1111 and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and over- write any data that previously existed in those locations. for the data to be actually written to the array, the cs must be brought high after the least significant bit (d0) of the n th data byte has been clocked in. if cs is driven high at any other time, the write operation will not be completed. refer to figure 2-2 and figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. while the write is in progress, the status register may be read to check the status of the wip, wel, bp1 and bp0 bits (figure 2-6). attempting to read a memory array location will not be possible during a write cycle. polling the wip bit in the status register is recommended in order to determine if a write cycle is in progress. when the write cycle is completed, the write enable latch is reset. note: page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. physical page boundaries start at addresses that are integer multiples of the page buffer size (or ?page size?) and, end at addresses that are integer multiples of page size ? 1. if a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. it is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.
? 2006 microchip technology inc. preliminary ds21832c-page 7 25aa010a/25lc010a block diagram figure 2-1: read sequence si so sck cs hold wp status register i/o control memory control logic x dec hv generator eeprom array page latches y decoder sense amp. r/w control logic v cc v ss table 2-1: instruction set instruction name instruction format description read 0000 x011 read data from memory array beginning at selected address write 0000 x010 write data to memory array beginning at selected address wrdi 0000 x100 reset the write enable latch (disable write operations) wren 0000 x110 set the write enable latch (enable write operations) rdsr 0000 x101 read status register wrsr 0000 x001 write status register x = don?t care so si sck cs 0 234567891011 1 01 0 0 0 0 01 x a 6 a 5 a 4 a 1 a 0 76543210 data out high-impedance a 3 a 2 address byte 12 13 14 15 16 17 18 19 20 21 22 23 instruction
25aa010a/25lc010a ds21832c-page 8 preliminary ? 2006 microchip technology inc. figure 2-2: byte write sequence x = don?t care figure 2-3: page write sequence x = don?t care so si cs 0 234567891011 1 00 0 0 0 0 01 x a 6 a 5 a 4 a 1 a 3 a 2 address byte 12 13 14 15 16 17 18 19 20 21 22 23 instruction data byte a 0 6 7 5 43 2 1 0 high-impedance twc sck si cs 91011 00 0 0 0 0 01 76543210 data byte 1 sck 0 234567 1 8 si cs 33 34 35 38 39 76543210 data byte n (16 max) sck 24 26 27 28 29 30 31 25 32 76543210 data byte 3 76543210 data byte 2 36 37 instruction address byte x a 6 a 5 a 4 a 3 a 1 a 0 a 2 12 13 14 15 16 17 18 19 20 21 22 23
? 2006 microchip technology inc. preliminary ds21832c-page 9 25aa010a/25lc010a 2.4 write enable ( wren ) and write disable ( wrdi ) the 25xx010a contains a write enable latch. see table 2-4 for the write-protect functionality matrix. this latch must be set before any write operation will be completed internally. the wren instruction will set the latch, and the wrdi will reset the latch. the following is a list of conditions under which the write enable latch will be reset: ? power-up ? wrdi instruction successfully executed ? wrsr instruction successfully executed ? write instruction successfully executed ?wp pin is brought low figure 2-4: write enable sequence ( wren ) figure 2-5: write disable sequence ( wrdi ) sck 0 234567 1 si high-impedance so cs 01 0000 0 1 sck 0 234567 1 si high-impedance so cs 01 0000 0 0
25aa010a/25lc010a ds21832c-page 10 preliminary ? 2006 microchip technology inc. 2.5 read status register instruction ( rdsr ) the read status register instruction ( rdsr ) provides access to the status register. see figure 2-6 for the rdsr timing sequence. the status register may be read at any time, even during a write cycle. the sta- tus register is formatted as follows: table 2-2: status register the write-in-process (wip) bit indicates whether the 25xx010a is busy with a write operation. when set to a ? 1 ?, a write is in progress, when set to a ? 0 ?, no write is in progress. this bit is read-only. the write enable latch (wel) bit indicates the status of the write enable latch and is read-only. when set to a ? 1 ?, the latch allows writes to the array, when set to a ? 0 ?, the latch prohibits writes to the array. the state of this bit can always be updated via the wren or wrdi commands regardless of the state of write protection on the status register. these commands are shown in figure 2-4 and figure 2-5. the block protection (bp0 and bp1) bits indicate which blocks are currently write-protected. these bits are set by the user issuing the wrsr instruction, which is shown in figure 2-7. these bits are nonvolatile and are described in more detail in table 2-3. figure 2-6: read status register timing sequence ( rdsr ) 7 654 3 2 1 0 ? ???w/rw/r r r x xxx bp1 bp0 wel wip w/r = writable/readable. r = read-only. so si cs 91011 12131415 11 0 0 0 0 00 7654 2 10 instruction data from status register high-impedance sck 0 234567 18 3
? 2006 microchip technology inc. preliminary ds21832c-page 11 25aa010a/25lc010a 2.6 write status register instruction ( wrsr ) the write status register instruction ( wrsr ) allows the user to write to the nonvolatile bits in the status reg- ister as shown in table 2-2. see figure 2-7 for the wrsr timing sequence. four levels of protection for the array are selectable by writing to the appropriate bits in the status register. the user has the ability to write- protect none, one, two or all four of the segments of the array as shown in table 2-3. table 2-3: array protection figure 2-7: write status register timing sequence ( wrsr ) bp1 bp0 array addresses write-protected 00 none 01 upper 1/4 (60h-7fh) 10 upper 1/2 (40h-7fh) 11 all (00h-7fh) so si cs 91011 12131415 01 0 0 0 0 00 7654 210 instruction data to status register high-impedance sck 0 234567 1 8 3 note: an internal write cycle (t wc ) is initiated on the rising edge of cs after a valid write status register sequence.
25aa010a/25lc010a ds21832c-page 12 preliminary ? 2006 microchip technology inc. 2.7 data protection the following protection has been implemented to prevent inadvertent writes to the array: ? the write enable latch is reset on power-up ? a write enable instruction must be issued to set the write enable latch ? after a byte write, page write or status register write, the write enable latch is reset ?cs must be set high after the proper number of clock cycles to start an internal write cycle ? access to the array during an internal write cycle is ignored and programming is continued 2.8 power-on state the 25xx010a powers on in the following state: ? the device is in low-power standby mode (cs = 1 ) ? the write enable latch is reset ? so is in high-impedance state ? a high-to-low-level transition on cs is required to enter active state table 2-4: write-protect functionality matrix wp (pin 3) wel (sr bit 1) protected blocks unprotected blocks status register 0 (low) x protected protected protected 1 (high) 0 protected protected protected 1 (high) 1 protected writable writable x = don?t care
? 2006 microchip technology inc. preliminary ds21832c-page 13 25aa010a/25lc010a 3.0 pin descriptions the descriptions of the pins are listed in table 3-1. table 3-1: pin function table 3.1 chip select (cs ) a low level on this pin selects the device. a high level deselects the device and forces it into standby mode. however, a programming cycle which is already initiated or in progress will be completed, regardless of the cs input signal. if cs is brought high during a program cycle, the device will go into standby mode as soon as the programming cycle is complete. when the device is deselected, so goes to the high-impedance state, allowing multiple parts to share the same spi bus. a low-to-high transition on cs after a valid write sequence initiates an internal write cycle. after power- up, a low level on cs is required prior to any sequence being initiated. 3.2 serial output (so) the so pin is used to transfer data out of the 25xx010a. during a read cycle, data is shifted out on this pin after the falling edge of the serial clock. 3.3 write-protect (wp ) the wp pin is a hardware write-protect input pin. when it is low, all writes to the array or status reg- ister are disabled, but any other operations function normally. when wp is high, all functions, including nonvolatile writes operate normally. at any time, when wp is low, the write enable reset latch will be reset and programming will be inhibited. however, if a write cycle is already in progress, wp going low will not change or disable the write cycle. see table 2-4 for the write-protect functionality matrix. 3.4 serial input (si) the si pin is used to transfer data into the device. it receives instructions, addresses and data. data is latched on the rising edge of the serial clock. 3.5 serial clock (sck) the sck is used to synchronize the communication between a master and the 25xx010a. instructions, addresses or data present on the si pin are latched on the rising edge of the clock input, while data on the so pin is updated after the falling edge of the clock input. 3.6 hold (hold ) the hold pin is used to suspend transmission to the 25xx010a while in the middle of a serial sequence without having to retransmit the entire sequence again. it must be held high any time this function is not being used. once the device is selected and a serial sequence is underway, the hold pin may be pulled low to pause further serial communication without resetting the serial sequence. the hold pin must be brought low while sck is low, otherwise the hold function will not be invoked until the next sck high-to- low transition. the 25xx010a must remain selected during this sequence. the si, sck and so pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. to resume serial communication, hold must be brought high while the sck pin is low, otherwise serial communication will not resume. lowering the hold line at any time will tri-state the so line. name pdip, soic, msop, tssop, dfn rotated tssop sot- 23 function cs 1 3 5 chip select input so 2 4 4 serial data output wp 3 5 ? write-protect pin v ss 4 6 2 ground si 5 7 3 serial data input sck 6 8 1 serial clock input hold 7 1 ? hold input v cc 8 2 6 supply voltage
25aa010a/25lc010a ds21832c-page 14 preliminary ? 2006 microchip technology inc. 4.0 packaging information 4.1 package marking information t/xxxnnn xxxxxxxx yyww 8-lead pdip 8-lead soic xxxxyyww xxxxxxxt nnn xxxx tyww 8-lead tssop nnn i/p 1l7 25aa010a 0627 example: example: sn 0627 25aa01ai 1l7 1l7 5a1a i627 example: 1st line marking codes 25aa010a 5a1a 8-lead msop (150 mil) example: xxxxxt ywwnnn 5l1ai 6271l7 25lc010a a1ax 5l1a l1ax legend: xx...x customer-specific information y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week ?01?) nnn alphanumeric traceability code pb-free jedec designator for matte tin (sn) * this package is pb-free. the pb-free jedec designator ( ) can be found on the outer packaging for this package. note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 3 e 3 e 3 e 3 e part number tssop standard rotated msop sot-23 dfn 5a1at 5l1at 12nn 15nn 16nn 401 404 405 ?? i temp. e temp. i te m p . e te m p . note: t = temperature grade (i, e) nn = alphanumeric traceability code
? 2006 microchip technology inc. preliminary ds21832c-page 15 25aa010a/25lc010a package marking information (continued) 6-lead sot-23 xxnn example: 12l7 xxx 8-lead 2x3 dfn yww nn example: 401 627 l7
25aa010a/25lc010a ds21832c-page 16 preliminary ? 2006 microchip technology inc. 8-lead plastic dual in-line (p) ? 300 mil (pdip) b1 b a1 a l a2 p e eb c e1 n d 1 2 units inches * millimeters dimension limits min nom max min nom max number of pins n 88 pitch p .100 2.54 top to seating plane a .140 .155 .170 3.56 3.94 4.32 molded package thickness a2 .115 .130 .145 2.92 3.30 3.68 base to seating plane a1 .015 0.38 shoulder to shoulder width e .300 .313 .325 7.62 7.94 8.26 molded package width e1 .240 .250 .260 6.10 6.35 6.60 overall length d .360 .373 .385 9.14 9.46 9.78 tip to seating plane l .125 .130 .135 3.18 3.30 3.43 lead thickness c .008 .012 .015 0.20 0.29 0.38 upper lead width b1 .045 .058 .070 1.14 1.46 1.78 lower lead width b .014 .018 .022 0.36 0.46 0.56 overall row spacing eb .310 .370 .430 7.87 9.40 10.92 mold draft angle top 5 10 15 5 10 15 mold draft angle bottom 5 10 15 5 10 15 * controlling parameter notes: dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010? (0.254mm) per si de. jedec equivalent: ms-001 drawing no. c04-018 significant characteristic
? 2006 microchip technology inc. preliminary ds21832c-page 17 25aa010a/25lc010a 8-lead plastic small outline (sn) ? narrow, 150 mil (soic) foot angle 048048 15 12 0 15 12 0 mold draft angle bottom 15 12 0 15 12 0 mold draft angle top 0.51 0.42 0.33 .020 .017 .013 b lead width 0.25 0.23 0.20 .010 .009 .008 c lead thickness 0.76 0.62 0.48 .030 .025 .019 l foot length 0.51 0.38 0.25 .020 .015 .010 h chamfer distance 5.00 4.90 4.80 .197 .193 .189 d overall length 3.99 3.91 3.71 .157 .154 .146 e1 molded package width 6.20 6.02 5.79 .244 .237 .228 e overall width 0.25 0.18 0.10 .010 .007 .004 a1 standoff 1.55 1.42 1.32 .061 .056 .052 a2 molded package thickness 1.75 1.55 1.35 .069 .061 .053 a overall height 1.27 .050 p pitch 8 8 n number of pins max nom min max nom min dimension limits millimeters inches * units 2 1 d n p b e e1 h l c 45 a2 a a1 * controlling parameter notes: dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010? (0.254mm) per si de. jedec equivalent: ms-012 drawing no. c04-057 significant characteristic
25aa010a/25lc010a ds21832c-page 18 preliminary ? 2006 microchip technology inc. 8-lead plastic thin shrink small outline (st) ? 4.4 mm (tssop) a2 a a1 l c 1 2 d n p b e e1 10 5 0 10 5 0 mold draft angle bottom 10 5 0 10 5 0 mold draft angle top 0.30 0.25 0.19 .012 .010 .007 b lead width 0.20 0.15 0.09 .008 .006 .004 c lead thickness 0.70 0.60 0.50 .028 .024 .020 l foot length 3.10 3.00 2.90 .122 .118 .114 d molded package length 4.50 4.40 4.30 .177 .173 .169 e1 molded package width 6.50 6.38 6.25 .256 .251 .246 e overall width 0.15 0.10 0.05 .006 .004 .002 a1 standoff 0.95 0.90 0.85 .037 .035 .033 a2 molded package thickness 1.10 1.05 1.00 .043 .041 .039 a overall height 0.65 .026 p pitch 8 8 n number of pins max nom min max nom min dimension limits millimeters * inches units foot angle 0 4 8 0 4 8 dimensions d and e1 do not include mold flash or protrusions. mo ld flash or protrusions shall not exceed .005" (0.127mm) per s ide. notes: jedec equivalent: mo-153 revised 07-21-05 * controlling parameter drawing no. c04-086
? 2006 microchip technology inc. preliminary ds21832c-page 19 25aa010a/25lc010a 8-lead plastic micro small outline package (ms) (msop) d a a1 l c a2 e1 e p b n1 2 f dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010" (0.254mm) per s ide. .037 ref f footprint (reference) notes: revised 07-21-05 * controlling parameter mold draft angle top mold draft angle bottom foot angle lead width lead thickness c b .003 .009 .006 .012 dimension limits overall height molded package thickness molded package width overall length foot length standoff overall width number of pins pitch a l e1 d a1 e a2 .016 .024 .118 bsc .118 bsc .000 .030 .193 bsc .033 min p n units .026 bsc nom 8 inches 0.95 ref - - .009 .016 0.08 0.22 0 0.23 0.40 8 millimeters * 0.65 bsc 0.85 3.00 bsc 3.00 bsc 0.60 4.90 bsc .043 .031 .037 .006 0.40 0.00 0.75 min max nom 1.10 0.80 0.15 0.95 max 8 - - - 15 5 - 15 5 - jedec equivalent: mo-187 0 - 8 5 5 - - 15 15 - - -- bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. see asme y14.5m see asme y14.5m drawing no. c04-111
25aa010a/25lc010a ds21832c-page 20 preliminary ? 2006 microchip technology inc. 8-lead plastic dual-flat, no-lead package (mc) 2x3x0.9 mm body (dfn) ? saw singulated l e2 a3 a1 a top view d e exposed pad metal d2 bottom view 2 1 bp n ( note 3 ) exposed tie bar pin 1 ( note 1 ) id index area ( note 2 ) configuration contact alternate detail k 3. package may have one or more exposed tie bars at ends. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. jedec equivalent mo-229 vced-2 see asme y14.5m see asme y14.5m millimeters * 0.50 bsc 2.00 bsc 0.20 ref. 3.00 bsc 1. pin 1 visual index feature may vary, but must be located within the hatched area. .039 .035 .031 0.80 a overall height 2. exposed pad may vary according to die attach paddle size. * controlling parameter contact length notes: contact width standoff overall width overall length contact thickness exposed pad width exposed pad length .010 .008 l b .012 0.20 .001 .008 ref. .079 bsc ? ? .118 bsc d .051 .059 d2 e2 e .000 a3 a1 .069 .075 1.30 ** 1.50 ** .002 0.00 dimension limits pitch number of pins inches .020 bsc min n e nom units 8 max min 1.00 0.90 0.25 0.30 ? ? 1.75 1.90 0.02 0.05 8 nom max contact-to-exposed pad .012 k .016 0.40 .020 0.30 0.50 ** not within jedec parameters significant characteristic .008 ? ? 0.20 ? ? dwg no. c04-123 revised 09-12-05
? 2006 microchip technology inc. preliminary ds21832c-page 21 25aa010a/25lc010a 6-lead plastic small outline transistor (ch or ot) (sot-23) 1 d b n e e1 l c a2 a a1 p1 10 5 0 10 5 0 mold draft angle bottom 10 5 0 10 5 0 mold draft angle top 0.50 0.43 0.35 .020 .017 .014 b lead width 0.20 0.15 0.09 .008 .006 .004 c lead thickness 10 5 0 10 5 0 foot angle 0.55 0.45 0.35 .022 .018 .014 l foot length 3.10 2.95 2.80 .122 .116 .110 d overall length 1.75 1.63 1.50 .069 .064 .059 e1 molded package width 3.00 2.80 2.60 .118 .110 .102 e overall width 0.15 0.08 0.00 .006 .003 .000 a1 standoff 1.30 1.10 0.90 .051 .043 .035 a2 molded package thickness 1.45 1.18 0.90 .057 .046 .035 a overall height 1.90 bsc .075 bsc p1 outside lead pitch 0.95 bsc .038 bsc p pitch 6 6 n number of pins max nom min max nom min dimension limits millimeters inches * units dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .005" (0.127mm) per s ide. notes: jeita (formerly eiaj) equivalent: sc-74a * controlling parameter drawing no. c04-120 bsc: basic dimension. theoretically exact value shown without tolerances. see asme y14.5m revised 09-12-05
25aa010a/25lc010a ds21832c-page 22 preliminary ? 2006 microchip technology inc. appendix a: revision history revision b corrections to section 1.0, electrical characteristics. revision c added packages sot-23, dfn and x-rotated tssop; revised ac char., params. 9, 10; revised package legend.
? 2006 microchip technology inc. preliminary ds21832c-page 21 25aa010a/25lc010a the microchip web site microchip provides online support via our www site at www.microchip.com. this web site is used as a means to make files and information easily available to customers. accessible by using your favorite internet browser, the web site contains the following information: ? product support ? data sheets and errata, application notes and sample programs, design resources, user?s guides and hardware support documents, latest software releases and archived software ? general technical support ? frequently asked questions (faq), technical support requests, online discussion groups, microchip consultant program member listing ? business of microchip ? product selector and ordering guides, latest microchip press releases, listing of seminars and events, listings of microchip sales offices, distributors and factory representatives customer change notification service microchip?s customer notification service helps keep customers current on microchip products. subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. to register, access the microchip web site at www.microchip.com, click on customer change notification and follow the registration instructions. customer support users of microchip products can receive assistance through several channels: ? distributor or representative ? local sales office ? field application engineer (fae) ? technical support ? development systems information line customers should contact their distributor, representative or field application engineer (fae) for support. local sales offices are also available to help customers. a listing of sales offices and locations is included in the back of this document. technical support is available through the web site at: http://support.microchip.com
25aa010a/25lc010a ds21832c-page 22 preliminary ? 2006 microchip technology inc. reader response it is our intention to provide you with the best documentation possible to ensure successful use of your microchip prod- uct. if you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please fax your comments to the technical publications manager at (480) 792-4150. please list the following information, and use this outline to provide us with your comments about this document. to : technical publications manager re: reader response total pages sent ________ from: name company address city / state / zip / country telephone: (_______) _________ - _________ application (optional): would you like a reply? y n device: literature number: questions: fax: (______) _________ - _________ ds21832c 25aa010a/25lc010a 1. what are the best features of this document? 2. how does this document meet your hardware and software development needs? 3. do you find the organization of this document easy to follow? if not, why? 4. what additions to the document do you think would enhance the structure and subject? 5. what deletions from the document could be made without affecting the overall usefulness? 6. is there any incorrect or misleading information (what and where)? 7. how would you improve this document?
? 2006 microchip technology inc. preliminary ds21832c-page 23 25aa010a/25lc010a product identification system to order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office . sales and support part no. x /xx package tape & reel device device: 25aa010a 25lc010a 1k-bit, 1.8v, 16 byte page, spi serial eeprom 1k-bit, 2.5v, 16 byte page, spi serial eeprom tape & reel: blank = t= standard packaging tape & reel temperature range: i= e= -40 c to+85 c -40 c to+125 c package: ms = p= sn = st = mc = ot = plastic msop (micro small outline), 8-lead plastic dip (300 mil body), 8-lead plastic soic (150 mil body), 8-lead tssop, 8-lead 2x3 dfn, 8-lead sot-23, 6-lead (tape and reel only) examples: a) 25aa010a-i/ms = 1k-bit, 16-byte page, 1.8v serial eeprom, industrial temp., msop package b) 25aa010at-i/sn = 1k-bit, 16-byte page, 1.8v serial eeprom, industrial temp., tape & reel, soic package c) 25lc010at-i/sn = 1k-bit, 16-byte page, 2.5v serial eeprom, industrial temp., tape & reel, soic package d) 25lc010at-i/st = 1k-bit, 16-byte page, 2.5v serial eeprom, industrial temp., tape & reel, tssop package e) 25lc010at-e/sn = 1k-bit, 16-byte page, 2.5v serial eeprom, extended temp., tape & reel, soic package ? x temperature data sheets products supported by a preliminary data sheet may have an errata sheet describing minor operational differences and recommended workarounds. to determine if an errata sheet exists for a particular device, please contact one of the following: 1. your local microchip sales office 2. the microchip corporate literature center u.s. fax: (480) 792-7277 3. the microchip worldwide site (www.microchip.com) please specify which device, revision of silicon and data sheet (include literature #) you are using. new customer notification system register on our web site (www.microchip.com/cn) to receive the most current information on our products.
25aa010a/25lc010a ds21832c-page 24 preliminary ? 2006 microchip technology inc. notes:
? 2006 microchip technology inc. preliminary ds21832c-page 25 information contained in this publication regarding device applications and the like is prov ided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application m eets with your specifications. microchip makes no representations or war- ranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safety applications is entirely at the buyer?s risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, implicitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, accuron, dspic, k ee l oq , micro id , mplab, pic, picmicro, picstart, pro mate, powersmart, rfpic, and smartshunt are registered trademarks of micr ochip technology incorporated in the u.s.a. and other countries. amplab, filterlab, migratable memory, mxdev, mxlab, seeval, smartsensor and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, app lication maestro, dspicdem, dspicdem.net, dspicworks, ecan, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, linear active thermistor, mpasm, mplib, mplink, mpsim, pickit, picdem, picdem.net, piclab, pictail, powercal, powerinfo, powermate, powertool, real ice, rflab, rfpicdem, select mode, smart serial, smarttel, total endurance, uni/o, wiperlock and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of mi crochip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2006, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona and mountain view, california in october 2003. the company?s quality system processes and procedures are for its picmicro ? 8-bit mcus, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified.
ds21832c-page 26 preliminary ? 2006 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://support.microchip.com web address: www.microchip.com atlanta alpharetta, ga tel: 770-640-0034 fax: 770-640-0307 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 kokomo kokomo, in tel: 765-864-8360 fax: 765-864-8387 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 san jose mountain view, ca tel: 650-215-1444 fax: 650-961-0286 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8528-2100 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8676-6200 fax: 86-28-8676-6599 china - fuzhou tel: 86-591-8750-3506 fax: 86-591-8750-3521 china - hong kong sar tel: 852-2401-1200 fax: 852-2401-3431 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8203-2660 fax: 86-755-8203-1760 china - shunde tel: 86-757-2839-5507 fax: 86-757-2839-5571 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7250 fax: 86-29-8833-7256 asia/pacific india - bangalore tel: 91-80-2229-0061 fax: 91-80-2229-0062 india - new delhi tel: 91-11-5160-8631 fax: 91-11-5160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - yokohama tel: 81-45-471- 6166 fax: 81-45-471-6122 korea - gumi tel: 82-54-473-4301 fax: 82-54-473-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - penang tel: 60-4-646-8870 fax: 60-4-646-5086 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-572-9526 fax: 886-3-572-6459 taiwan - kaohsiung tel: 886-7-536-4818 fax: 886-7-536-4803 taiwan - taipei tel: 886-2-2500-6610 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-399 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 w orldwide s ales and s ervice 10/31/05

▲Up To Search▲

Price & Availability of 25AA010A-IP

	To Download 25AA010A-IP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .